Table of Contents
Advertisement
Error Messages
CS%s is configured for fast termination; max clock is 8 MHz (171)
Cause: This is a status message output by the display configuration_info
diagnostics command. Whenever chip selects are programmed for fast
termination (-1 wait state) and are used to select emulation memory, the
operating clock rate must be limited.
CS%s is DS qualified and 0 wait states; max clock is 8 MHz (170)
Cause: Any address range mapped to emulation memory and selected with a
chip select that is DS qualified must also specify 1 or more wait states or the
system clock is limited to 8 MHz.
CS%s is set for block size of 1M byte but A19 is not available (167)
Cause: This status message occurs as a result of the display
configuration_info diagnostics command. It informs you if any chip selects
are programmed for a block size of 1 Mbyte when A19 is not available.
CS%s is used in map spec but not defined as a chip select (172)
Cause: This error message is a result of the display configuration_info
diagnostics command. The chip select used in the memory map specification
has not been defined as a chip select in the EMCSPAR0 or EMCSPAR1
registers.
CS%s is used in map spec but not enabled (byte or R/W) (173)
Cause: This error message is a result of the display configuration_info
diagnostics command. The chip select used in the memory map specification
has not been enabled by modifying the BYTE or R/W fields of the EMCSORx
register.
CSBOOT width (8/16 bit) in reset config conflicts with emcspar0 (176)
Cause: This error message is a result of the display configuration_info
diagnostics command. It occurs when there is a conflict between the
EMCSPAR0 value and the reset mode configuration value specified in the
emulator configuration.
455
Advertisement
Table of Contents
