Fujitsu 8FX Hardware Manual page 544

8-bit microcontroller new 8fx family
Table of Contents

Advertisement

2
CHAPTER 24 I
C BUS INTERFACE
24.7 Registers
[bit4] LRB: Acknowledge storage bit
This bit captures the value of the SDAn line in the ninth shift clock cycle during data byte transfer.
This bit is set to "1" when no acknowledge has been detected (SDAn = "H").
If one of the following conditions is satisfied, this bit is set to "0".
• An acknowledge is detected (SDAn = "L").
• A START condition or a STOP condition is detected.
bit4
Reading "0"
Reading "1"
Note: According to the above description, this bit must be read after an acknowledge (Read the bit value at a
transfer completion interrupt in the ninth SCLn cycle). Therefore, if an acknowledge is read with the
IBCR0n:INTS bit set to "1", write "0" to the INTS bit at a transfer completion interrupt generated in
the eighth SCLn cycle so that another transfer completion interrupt is to be generated in the ninth
SCLn cycle.
[bit3] TRX: Data transfer status bit
This bit indicates the data transfer mode.
This bit is set to "1" when data transfer is executed in transmission mode.
If one of the following conditions is satisfied, this bit is set to "0".
• In receive mode, data transfer is executed.
• The device receives an NACK in slave transmit mode.
bit3
Reading "0"
Reading "1"
[bit2] AAS: Addressing detection bit
This bit indicates whether the MCU has undergone addressing in slave mode.
This bit is set to "1" when the MCU has undergone addressing in slave mode.
This bit is set to "0" when a START condition or a STOP condition has been detected.
bit2
Reading "0"
Reading "1"
522
Indicates that an acknowledge has been detected in the ninth shift clock cycle.
Indicates that no acknowledge has been detected in the ninth shift clock cycle.
Indicates that the data transfer mode is receive mode.
Indicates that the data transfer mode is transmit mode.
Indicates that the MCU has not undergone addressing in slave mode.
Indicates that the MCU has undergone addressing in slave mode.
FUJITSU SEMICONDUCTOR LIMITED
MB95630H Series
Details
Details
Details
MN702-00009-2v0-E

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mb95630h series

Table of Contents