Fujitsu 8FX Hardware Manual page 13

18.2 Configuration ................................................................................................................... 307
18.3 Channel ........................................................................................................................... 309
18.4 Pins .................................................................................................................................. 310
18.5 Interrupt ........................................................................................................................... 311
18.6 Operations and Setting Procedure Example ................................................................... 312
18.6.1 8-bit PPG Independent Mode ..................................................................................... 313
18.6.2 8-bit Prescaler + 8-bit PPG Mode ............................................................................... 315
18.6.3 16-bit PPG Mode ........................................................................................................ 317
18.7 Registers ......................................................................................................................... 320
18.7.1 8/16-bit PPG timer n1 Control Register (PCn1) .......................................................... 321
18.7.2 8/16-bit PPG timer n0 Control Register (PCn0) .......................................................... 323
18.7.3 8/16-bit PPG timer n1/n0 Cycle Setup Buffer Register (PPSn1/PPSn0) .................... 325
18.7.4 8/16-bit PPG timer n1/n0 Duty Setup Buffer Register (PDSn1/PDSn0) ..................... 326
18.7.5 8/16-bit PPG Start Register (PPGS) ........................................................................... 327
18.7.6 8/16-bit PPG Output Reverse Register (REVC) ......................................................... 329
18.8 Notes on Using 8/16-bit PPG .......................................................................................... 331
CHAPTER 19 16-BIT PPG TIMER ...................................................................... 333
19.1 Overview .......................................................................................................................... 334
19.2 Configuration ................................................................................................................... 335
19.3 Channel ........................................................................................................................... 337
19.4 Pins .................................................................................................................................. 338
19.5 Interrupts ......................................................................................................................... 339
19.6 Operations and Setting Procedure Example ................................................................... 340
19.7 Registers ......................................................................................................................... 344
19.7.1 16-bit PPG Downcounter Register (Upper/Lower) ch. n (PDCRHn/PDCRLn) ........... 345
19.7.2 16-bit PPG Cycle Setting Buffer Register (Upper/ Lower) ch. n
(PCSRHn/PCSRLn) .................................................................................................... 346
19.7.3 16-bit PPG Duty Setting Buffer Register (Upper/Lower) ch. n (PDUTHn/PDUTLn) ... 347
19.7.4 16-bit PPG Status Control Register (Upper) ch. n (PCNTHn) .................................... 348
19.7.5 16-bit PPG Status Control Register (Lower) ch. n (PCNTLn) ..................................... 350
19.8 Notes on Using 16-bit PPG Timer ................................................................................... 352
CHAPTER 20 16-BIT RELOAD TIMER .............................................................. 353
20.1 Overview .......................................................................................................................... 354
20.2 Configuration ................................................................................................................... 356
20.3 Channel ........................................................................................................................... 358
20.4 Pins .................................................................................................................................. 359
20.5 Interrupt ........................................................................................................................... 360
20.6 Operations and Setting Procedure Example ................................................................... 361
20.6.1 Internal Clock Mode .................................................................................................... 363
20.6.2 Event Count Mode ...................................................................................................... 367
20.7 Registers ......................................................................................................................... 369
20.7.1 16-bit Reload Timer Control Status Register (Upper) ch. n (TMCSRHn) ................... 370
20.7.2 16-bit Reload Timer Control Status Register (Lower) ch. n (TMCSRLn) .................... 372
20.7.3 16-bit Reload Timer Timer Register (Upper/Lower) ch. n (TMRHn/TMRLn) .............. 374
20.7.4 16-bit Reload Timer Reload Register (Upper/Lower) ch. n (TMRLRHn/TMRLRLn) ... 375
20.8 Notes on Using 16-bit Reload Timer ............................................................................... 376
ix