Intel 852GM Design Manual page 306

Chipset platform
Hide thumbs Also See for 852GM:
Table of Contents

Advertisement

A
8,15..18,20,23..25,27,34,38..40,42,44,47
FLOPPY CONNECTOR
J4H1
4
1
2
3
4
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
17x2_HDR
3
+V3.3
SERBUF_C1+
2
19,21,37
PM_RI#
C8A3
0.1UF
SERBUF_C1-
Q8H2
BSS138
1
SERBUF_C2+
C7A3
0.1UF
SERBUF_C2-
34
SER_CTSA#
34
SER_RIA#
34
SER_SINA
34
SER_DSRA#
34
SER_DCDA#
34
SER_DTRA#
34
SER_SOUTA
34
SER_RTSA#
8
+V3.3S
1
SER_ON
R8A1 1K
19
SER_EN
A
B
+V5S
FLP_DENSEL# 34
FLP_DRATE0 34
FLP_INDEX# 34
FLP_MTR0# 34
FLP_DR0# 34
FLP_DIR# 34
FLP_STEP# 34
FLP_WDATA# 34
FLP_WGATE# 34
FLP_TRK0# 34
FLP_WP# 34
FLP_RDATA# 34
FLP_HDSEL# 34
FLP_DSKCHG# 34
15,18..20,23,27,30,32,37..39,43,44
C8A1
C8M1
22UF
0.1UF
U8A1
SERBUF_V+
28
27
C1+
V+
24
C1-
SERBUF_V-
1
3
C2+
V-
2
C2-
SER_RIA
20
R2OUTB
SERBUF_CTSA
19
4
R1OUT
R1IN
SERBUF_RIA
18
5
R2OUT
R2IN
SERBUF_SINA#
17
6
R3OUT
R3IN
SERBUF_DSRA
16
7
R4OUT
R4IN
SERBUF_DCDA
15
8
R5OUT
R5IN
SERBUF_DTRA
14
9
T1IN
T1OUT
SERBUF_SOUTA#
13
10
T2IN
T2OUT
SERBUF_RTSA
12
11
T3IN
T3OUT
23
FORCEON
22
FORCEOFF#
21
25
INVALID#
GND
MAX3243
R8M1
1K
Note: FORCEOFF# overrides FORCEON.
B
C
34
PPT_PNF#
34
PPT_SLCT
34
PPT_PE
34
PPT_BUSY/WAIT#
34
PPT_ACK#
34
PPT_PD7
34
34
34
34
34
PPT_SLIN#/ASTRB#
34
PPT_PD2
34
PPT_INIT#
34
PPT_PD1
34
PPT_ERR#
34
PPT_PD0
34
PPT_AFD#/DSTRB#
34
PPT_STB#/WRITE#
5,6,8,9,11,15,16,18,20,21,23,26,31,33,34,36,38..40,42,44,48
C8A4
0.1UF
C7A1
0.1UF
60OHM@100MHZ
FB1A1A
SERPRT_DCDA
1
8
FB1A2D
SERPRT_DSRA
4
5
FB1A2C
SERPRT_SINA#
3
6
FB1A1D
SERPRT_RTSA
4
5
60OHM@100MHZ
FB1A1C
SERPRT_SOUTA#
3
6
SERPRT_CTSA
FB1A2A
1
8
SERPRT_DTRA
FB1A1B
2
7
SERPRT_RIA
FB1A2B
2
7
R2OUTB is enabled even in suspend.
SER_RIA# is routed to allow the system to
wake up in Suspend To RAM.
C
D
60OHM@100MHZ
FB2A2C
PPT_L_PNF#
3
6
FB2A2A
PPT_L_SLCT
1
8
60OHM@100MHZ
FB2A2B
PPT_L_PE
2
7
FB2A2D
PPT_L_BUSY/WAIT#
4
5
FB2A1A
PPT_L_ACK#
1
8
FB2A1B
PPT_L_PD7
2
7
PPT_L_PD6
60OHM@100MHZ
PPT_L_PD5
FB2A1C
3
6
PPT_PD6
FB2A1D
PPT_L_PD4
4
5
PPT_PD5
FB3A6A
1
8
PPT_PD4
FB3A6B
PPT_L_PD3
2
7
PPT_PD3
60OHM@100MHZ
FB3A6C
PPT_L_SLIN#
3
6
FB3A6D
PPT_L_PD2
4
5
FB3A5A
PPT_L_INIT#
1
8
FB3A5B
PPT_L_PD1
2
7
60OHM@100MHZ
FB3A5C
PPT_L_ERR#
3
6
FB3A5D
PPT_L_PD0
4
5
FB3A4A
PPT_L_AFD#/DSTRB#
1
8
FB3A4D
PPT_L_STB#/WRITE#
4
5
+V3.3S
R7M1
NO_STUFF_2.2
34
IR_TXD
34
IR_RXD
34
IR_MD1
34
IR_MD0
34
IR_SEL
C7M1
C7M2
NO_STUFF_0.1UF
NO_STUFF_10UF
SERIAL PORT
J2A1B
26
31
27
50
32
51
28
52
33
53
29
54
34
55
30
CONN,MISC,49P,D-SUB,3-IN-1
Title
Floppy, Parallel, Serial, and IR Ports
Size
Project:
A
Intel 852GM CRB
D
E
PARALLEL PORT
J2A1A
13
25
12
24
11
23
4
10
22
9
21
8
20
7
19
6
18
5
17
4
16
3
15
2
14
1
CONN,MISC,49P,D-SUB,3-IN-1
3
INFRARED PORT
+V3.3S_IR
U7A1
10
LEDA
9
TXD
8
RXD
7
GND
6
NC
5
MOD1
4
MOD0
3
FIR_SEL
2
AGND
1
11
2
VDD
MNT
NO_STUFF_HSDL-3600#017
Caps must be placed
as close as possible to
pins 1,2
1
Document Number
Rev
A#
35
of
59
E

Advertisement

Table of Contents
loading

Table of Contents