System Port Pins; System Interface Signals - Compaq 21264 Hardware Reference Manual

Figure 4–4 System Interface Signals
21264

4.7.1 System Port Pins

Table 3–1 defines the 21264/EV67 signal types referred to in this section. Table 4–6
lists the system port pin groups along with their type, number, and functional descrip-
tion.
Table 4–6 System Port Pins
Pin Name
IRQ_H[5:0]
SysAddIn_L[14:0]
SysAddInClk_L
SysAddOut_L[14:0]
SysAddOutClk_L
SysVref
SysCheck_L[7:0]
SysData_L[63:0]
SysDataInClk_H[7:0]
SysDataInValid_L
SysDataOutClk_L[7:0]
SysDataOutValid_L
SysFillValid_L
Alpha 21264/EV67 Hardware Reference Manual
SysAddIn_L[14:0]
SysAddInClk_L
SysAddOut_L[14:0]
SysAddOutClk_L
SysVref
SysData_L[63:0]
SysCheck_L[7:0]
SysDataInClk_H[7:0]
SysDataOutClk_L[7:0]
SysDataInValid_L
SysDataOutValid_L
SysFillValid_L
IRQ_H[5:0]
FM-05652-EV67
Type Count Description
I_DA 6 These six interrupt signal lines may be asserted by the sys-
tem.
I_DA 15 Time-multiplexed SysAddIn, system-to-21264/EV67.
I_DA 1 Single-ended forwarded clock from system for
SysAddIn_L[14:0] and SysFillValid_L.
O_OD 15 Time-multiplexed SysAddOut, 21264/EV67-to-system.
O_OD 1 Single-ended forwarded clock.
I_DC_REF 1 System interface reference voltage.
B_DA_OD 8 Quadword ECC check bits for SysData_L[63:0].
B_DA_OD 64 Data bus for memory and I/O data.
I_DA 8 Single-ended system-generated clocks for clock forwarded
input system data.
I_DA 1 When asserted, marks a valid data cycle for data transfers to
the 21264/EV67.
O_OD 8 Single-ended 21264/EV67-generated clocks for clock for-
warded output system data.
I_DA 1 When asserted, marks a valid data cycle for data transfers
from the 21264/EV67.
I_DA 1 Validation for fill given in previous SysDc command.
System Port
Cache and External Interfaces
4–17