Timer Output Control Register (Tocr) - Hitachi H8/3035 Series Hardware Manual

8.2.6 Timer Output Control Register (TOCR)

TOCR is an 8-bit readable/writable register that selects externally triggered disabling of output
in complementary PWM mode and reset-synchronized PWM mode, and inverts the output
levels.
Bit 7
—
Initial value 1
Read/Write —
The settings of the XTGD, OLS4, and OLS3 bits are valid only in complementary PWM mode
and reset-synchronized PWM mode. These settings do not affect other modes.
TOCR is initialized to H'FF by a reset and in standby mode.
Bits 7 to 5—Reserved: These bits cannot be modified and are always read as 1.
Bit 4—External Trigger Disable (XTGD): Selects externally triggered disabling of ITU output
in complementary PWM mode and reset-synchronized PWM mode.
Bit 4
XTGD Description
0 Input capture A in channel 1 is used as an external trigger signal in complementary
PWM mode and reset-synchronized PWM mode.
When an external trigger occurs, bits 5 to 0 in the timer output master enable
register (TOER) are cleared to 0, disabling ITU output.
1 External triggering is disabled
Bits 3 and 2—Reserved: These bits cannot be modified and are always read as 1.
6 5
— — XTGD
1 1
— — R/W
Reserved bits
External trigger disable
Selects externally triggered disabling of output in
complementary PWM mode and reset-synchronized
PWM mode
4 3 2
— —
1 1 1
— —
Output level select 3, 4
These bits select output
levels in complementary
PWM mode and reset-
synchronized PWM mode
Reserved bits
1 0
OLS4 OLS3
1 1
R/W R/W
(Initial value)
183