Interrupt Vector Table - Hitachi H8/3035 Series Hardware Manual

Single-chip microcomputer
Table of Contents

Advertisement

5.3.3 Interrupt Vector Table

Table 5-3 lists the interrupt sources, their vector addresses, and their default priority order. In the
default priority order, smaller vector numbers have higher priority. The priority of interrupts
other than NMI can be changed in IPRA and IPRB. The priority order after a reset is the default
order shown in table 5-3.
Table 5-3 Interrupt Sources, Vector Addresses, and Priority
Interrupt Source
NMI
IRQ0
IRQ1
IRQ2
IRQ3
IRQ4
Reserved
WOVI (internal timer)
Reserved
IMIA0 (compare match/
input capture A0)
IMIB0 (compare match/
input capture B0)
OVI0 (overflow 0)
Reserved
IMIA1 (compare match/
input capture A1)
IMIB1 (compare match/
input capture B1)
OVI1 (overflow 1)
Reserved
IMIA2 (compare match/
input capture A2)
IMIB2 (compare match/
input capture B2)
OVI2 (overflow 2)
Reserved
Note: * Lower 16 bits of the address.
Vector
Origin
Number Advanced Mode
External pins
7
12
13
14
15
16
17
18
19
Watchdog timer
20
21
22
23
ITU channel 0
24
25
26
27
ITU channel 1
28
29
30
31
ITU channel 2
32
33
34
35
Vector Address*
H'001C to H'001F
H'0030 to H'0033
H'0034 to H0037
H'0038 to H'003B
H'003C to H'003F
H'0040 to H'0043
H'0044 to H'0047
H'0048 to H'004B
H'004C to H'004F
H'0050 to H'0053
H'0054 to H'0057
H'0058 to H'005B
H'005C to H'005F
H'0060 to H'0063
H'0064 to H'0067
H'0068 to H'006B
H'006C to H'006F
H'0070 to H'0073
H'0074 to H'0077
H'0078 to H'007B
H'007C to H'007F
H'0080 to H'0083
H'0084 to H'0087
H'0088 to H'008B
H'008C to H'008F
IPR
Priority
High
IPRA7
IPRA6
IPRA5
IPRA4
IPRA3
IPRA2
IPRA1
IPRA0
83

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/3035H8/3034H8/3033

Table of Contents