Hitachi H8/3035 Series Hardware Manual page 12

Single-chip microcomputer
Table of Contents

Advertisement

TIER1-Timer Interrupt Enable Register 1 H'70 ITU1................................................ 463
TSR1-Timer Status Register 1 H'71 ITU1 ................................................................. 463
TCNT1 H/L-Timer Counter 1 H/L H'72, H'73 ITU1 ................................................. 463
GRA1 H/L-General Register A1 H/L H'74, H'75 ITU1 ............................................. 464
GRB1 H/L-General Register B1 H/L H'76, H'77 ITU1.............................................. 464
TCR2-Timer Control Register 2 H'78 ITU2 .............................................................. 464
TIOR2-Timer I/O Control Register 2 H'79 ITU2....................................................... 465
TIER2-Timer Interrupt Enable Register 2 H'7A ITU2............................................... 465
TSR2-Timer Status Register 2 H'7B ITU2 ................................................................ 465
TCNT2 H/L-Timer Counter 2 H/L H'7C, H'7D ITU2................................................ 466
GRA2 H/L-General Register A2 H/L H'7E, H'7F ITU2............................................. 466
GRB2 H/L-General Register B2 H/L H'80, H'81 ITU2.............................................. 466
TCR3-Timer Control Register 3 H'82 ITU3 .............................................................. 467
TIOR3-Timer I/O Control Register 3 H'83 ITU3....................................................... 467
TIER3-Timer Interrupt Enable Register 3 H'84 ITU3................................................ 467
TSR3-Timer Status Register 3 H'85 ITU3 ................................................................. 468
TCNT3 H/L-Timer Counter 3 H/L H'86, H'87 ITU3 ................................................. 469
GRA3 H/L-General Register A3 H/L H'88, H'89 ITU3 ............................................. 469
GRB3 H/L-General Register B3 H/L H'8A, H'8B ITU3 ............................................ 469
BRA3 H/L-Buffer Register A3 H/L H'8C, H'8D ITU3 .............................................. 470
BRB3 H/L-Buffer Register B3 H/L H'8E, H'8F ITU3 ............................................... 470
TOER-Timer Output Enable Register H'90 ITU (all channels).................................. 470
TCR4-Timer Control Register 4 H'92 ITU4 .............................................................. 473
TIOR4-Timer I/O Control Register 4 H'93 ITU4....................................................... 473
TIER4-Timer Interrupt Enable Register 4 H'94 ITU4................................................ 473
TSR4-Timer Status Register 4 H'95 ITU4 ................................................................. 473
TCNT4 H/L-Timer Counter 4 H/L H'96, H'97 ITU4 ................................................. 474
GRA4 H/L-General Register A4 H/L H'98, H'99 ITU4 ............................................. 474
GRB4 H/L-General Register B4 H/L H'9A, H'9B ITU4 ............................................ 474
BRA4 H/L-Buffer Register A4 H/L H'9C, H'9D ITU4 .............................................. 474
BRB4 H/L-Buffer Register B4 H/L H'9E, H'9F ITU4 ............................................... 475
TPMR-TPC Output Mode Register H'A0 TPC .......................................................... 476
TPCR-TPC Output Control Register H'A1 TPC ........................................................ 477
NDERB-Next Data Enable Register B H'A2 TPC ..................................................... 478
NDERA-Next Data Enable Register A H'A3 TPC..................................................... 478
NDRB-Next Data Register B H'A4/H'A6 TPC .......................................................... 479
NDRA-Next Data Register A H'A5/H'A7 TPC.......................................................... 480
TCNT-Timer Counter H'A9 (read), WDT H'A8 (write)............................................. 481
TCSR-Timer Control/Status Register H'A8 WDT ..................................................... 482
SMR-Serial Mode Register H'B0 SCI ....................................................................... 483
BRR-Bit Rate Register H'B1 SCI .............................................................................. 484
x

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/3035H8/3034H8/3033

Table of Contents