Table of Contents
Advertisement
Block Diagram of Channels 0 and 1: ITU channels 0 and 1 are functionally identical. Both
have the structure shown in figure 8-2.
TCLKA to TCLKD
ø, ø/2, ø/4, ø/8
Legend
TCNT:
Timer counter (16 bits)
GRA, GRB:
General registers A and B (input capture/output compare registers) (16 bits
TCR:
Timer control register (8 bits)
TIOR:
Timer I/O control register (8 bits)
TIER:
Timer interrupt enable register (8 bits)
TSR:
Timer status register (8 bits)
Figure 8-2 Block Diagram of Channels 0 and 1 (for Channel 0)
Clock selector
Comparator
Module data bus
Control logic
TIOCA
0
TIOCB
0
IMIA0
IMIB0
OVI0
×
2)
165
Advertisement
Chapters
Table of Contents
