ABB ACS880 Firmware Manual page 310

310 Parameters
No. Name/Value
MAX(In1,In2)
AVE(In1,In2)
sqrt(In1)
sqrt(In1-In2)
sqrt(In1+In2)
sqrt(In1)+sqrt(In2)
40.19 Set 1 internal
setpoint sel1
Not selected
Selected
DI1
DI2
DI3
DI4
DI5
DI6
DIO1
DIO2
Other [bit]
40.20 Set 1 internal
setpoint sel2
Not selected
Selected
DI1
DI2
DI3
DI4
DI5
DI6
DIO1
DIO2
Other [bit]
ghv Vertriebs-GmbH | Am Schammacher Feld 47 | 85567 Grafing | Telefon + 49 80 92 81 89 0 | info@ghv.de | www.ghv.de
Description
Greater of the two sources.
Average of the two sources.
Square root of source 1.
Square root of (source 1 - source 2).
Square root of (source 1 + source 2).
Square root of source 1 + square root of source 2.
Selects, together with 40.20 Set 1 internal setpoint
internal setpoint out of the presets defined by parameters
40.21...40.24.
Source defined Source defined
by par. 40.19 by par.
0
1
0
1
0.
1.
Digital input DI1 (10.02 DI delayed
Digital input DI2 (10.02 DI delayed
Digital input DI3 (10.02 DI delayed
Digital input DI4 (10.02 DI delayed
Digital input DI5 (10.02 DI delayed
Digital input DI6 (10.02 DI delayed
Digital input/output DIO1 (11.02 DIO delayed
Digital input/output DIO2 (11.02 DIO delayed
Source selection (see Terms and abbreviations
Selects, together with 40.19 Set 1 internal setpoint
internal setpoint out of the presets defined by parameters
40.21...40.24. See table at
0.
1.
Digital input DI1 (10.02 DI delayed
Digital input DI2 (10.02 DI delayed
Digital input DI3 (10.02 DI delayed
Digital input DI4 (10.02 DI delayed
Digital input DI5 (10.02 DI delayed
Digital input DI6 (10.02 DI delayed
Digital input/output DIO1 (11.02 DIO delayed
Digital input/output DIO2 (11.02 DIO delayed
Source selection (see Terms and abbreviations
sel2, the
Setpoint preset active
40.20
0 1 (par. 40.21)
0 2 (par. 40.22)
1 3 (par. 40.23)
1 4 (par. 40.24)
status, bit 0).
status, bit 1).
status, bit 2).
status, bit 3).
status, bit 4).
status, bit 5).
status, bit 0).
status, bit 1).
on page 112). -
sel1, the
40.19 Set 1 internal setpoint
status, bit 0).
status, bit 1).
status, bit 2).
status, bit 3).
status, bit 4).
status, bit 5).
status, bit 0).
status, bit 1).
on page 112). -
Def/FbEq16
6
7
8
9
10
11
Not selected
0
1
2
3
4
5
6
7
10
11
Not selected
sel1.
0
1
2
3
4
5
6
7
10
11