Second Level Controller; Figure 57. Matrix Board (Mt320) With Slc Logic - Alcatel 1850 TSS-320 Technical Handbook

Metro core transport service switch
Hide thumbs Also See for 1850 TSS-320:
Table of Contents

Advertisement

3.5.2 Second Level Controller

IPL LAN
LAN
DBG LAN
DBG SER
ACT/SBY
HW_CFG
Slot ID
ISPB Clocks
Buffer
Buffer
Card_in
ISPB A
ISPB B
ISPB C
The function of the Second Level Controller is control and management of the "real" machine for the part
concerning SDH/WDM/PDH functionality only.
Management domain of the Second Level Controller comprises also the GFP functionality that is the ideal
boundary between data and transport related functionalities.
Any data functionality is managed by LDC.
The Second Level Controller is resident on the Matrix Board (MT320) that hosts also the LAN switches
implementing internal and external LAN, the CRU block for SDH, the High order Matrix and the Low order
matrix. A functional picture of the SLC logic is reported in Figure 57. on page 104.
Due to the fact that the LAN switches that implement internal/external LANs for control and management
are hosted by the Matrix Board, the presence of the matrix board is mandatory also for full data
applications.
The SLC micro-processor is hosted on a PQ3/MC1-B module equipped with 512 Mbytes of DDR RAM.
The PQ3/MC1-B module export up to three LAN interfaces all configured as Fast Ethernet interfaces:
One interface is directly connected to the Fast Ethernet LAN switch resident on the matrix board
A second LAN interface is connected to the Fast Ethernet LAN switch resident on the redundant
matrix board
A third interface is directly connected to the SLC microprocessor resident on the PQ3/MC1-B
module hosted by the redundant matrix board. This link is used to ensure that independently
from local bus conditions, the two SLCs can have dedicated bandwidth for performance of
critical tasks.
Alcatel 1850 TSS-320 Rel. 1.1
104/270
8DG 07734 AAAA Edition 01
SYS_ID
Sys_Id
Serializer
Serializer
PQ3/MC1
PQ3/MC1
1
FE
(512 Mega DDR)
(512 Mega DDR)
I2C
SPI
PCI Bus
Dwld_I/F
Falco 4G
Falco 4G
CRU
CRU

Figure 57. Matrix Board (MT320) with SLC Logic

33
2
2
FE
FE
GE
2
FE
GE
GMII
LAN Switch
LAN Switch
Select
Select
Rem Inv
Rem Inv
HO MTX
HO MTX
Technical Handbook Common
2
GE
ISC A
ISC C
SPI WDM
ISC A
Spider A
Spider A
ISC B
LO MTX
LO MTX
Functional Description

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents