Figure 61. Eps Architecture: Matrix Failures; Figure 62. Eps Architecture: Loa Failures - Alcatel 1850 TSS-320 Technical Handbook

Metro core transport service switch
Hide thumbs Also See for 1850 TSS-320:
Table of Contents

Advertisement

HPC
Ingress
board
HPC
Lower order adapter cards (not available in current release) can be N+1 EPS protected. The protection
is triggered by the detected LOA failures, or can be forced via manual command. The EPS protection has
the following characteristics:
Architecture: 1+1
Switch type: UNIDIRECTIONAL
Operational State: Not Revertive
Switching time <50ms
Triggers: Equipment failures
HPC
Ingress
board
HPC
Technical Handbook Common
Functional Description
MATRIX copy A
LPC
LOA
LPC
MATRIX copy B

Figure 61. EPS architecture: Matrix failures

MATRIX copy A
LPC
LOA
LOA
WORKING
LOA
LOA
SPARE
LPC
MATRIX copy B

Figure 62. EPS architecture: LOA failures

HPC
LOA
HPC
HPC
LOA
LOA
HPC
Alcatel 1850 TSS-320 Rel. 1.1
8DG 07734 AAAA Edition 01
Egress
Board
Egress
Board
113/270

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents