Alcatel 1850 TSS-320 Technical Handbook page 113

Metro core transport service switch
Hide thumbs Also See for 1850 TSS-320:
Table of Contents

Advertisement

3.5.6.4 Alarms and performance monitoring handling
3.5.6.4.1 Data Alarms Management
Alarms related to layer 2 switch functionality, spanning tree, and alarm related to the data world are
collected by the LDC microprocessor and communicated to FLC via Internal LAN.
3.5.6.4.2 SDH Line and section alarms
Alarms related to SDH Line and sections are retrieved on port boards and can also be retrieved on some
kind of PIM. Retrieval is performed by SLC via ISPB R2C. Alarms are communicated from SLC to FLC
via the internal LAN.
3.2.9.3SDH Path Alarms
Higher Order VCx alarms can be retrieved from the matrix board. Retrieval is performed by SLC via ISPB
R2C. Alarms are communicated from SLC to FLC via the internal LAN.
Lower Order VCx alarms can be retrieved from the LOA board. Retrieval is performed by SLC via ISPB
R2C. Alarms are communicated from SLC to FLC via the internal LAN.
Higher Order AUx alarms can be retrieved from matrix board. Retrieval is performed by SLC via ISPB
R2C. Alarms are communicated from SLC to FLC via the internal LAN.
Lower Order TUx alarms can be retrieved from the LOA board. Retrieval is performed by SLC via ISPB
R2C. Alarms are communicated from SLC to FLC via the internal LAN.
Higher Order Tandem Connection alarms can be retrieved from matrix board. Retrieval is performed by
SLC via ISPB R2C. Alarms are communicated from SLC to FLC via the internal LAN.
Lower Order Tandem Connection alarms can be retrieved from the LOA board. Retrieval is performed by
SLC via ISPB R2C. Alarms are communicated from SLC to FLC via the internal LAN.
3.5.6.4.3 PDH alarms
PDH alarms can be retrieved from the HOI/LOI boards. Retrieval is performed by SLC via ISPB R2C.
Alarms are communicated from SLC to FLC via the internal LAN.
3.5.6.4.4 SDH performance monitoring collection
SDH performance monitoring is retrieved with the help of Falco 4G, located on matrix board (See Figure
57. on page 104) is in charge of this task.
3.5.6.4.5 Data performance monitoring collection
Performance monitoring for Data is in charge of the LDC (supported by local HW).
Performance data are retrieved by LDC and communicated from LDC to FLC, that provides MIB services
and storage services.
A fault of the LDC microprocessor, will have as consequence the loss of PM data that were not yet
communicated to the FLC
Technical Handbook Common
Functional Description
Alcatel 1850 TSS-320 Rel. 1.1
8DG 07734 AAAA Edition 01
111/270

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents