Chapter 5: Simulation And Implementation; Pma Initialization - Xilinx RocketIO X User Manual

R
Simulation and Implementation

PMA Initialization

When the PMAINIT signal is asserted High, the PCS resets the PMA and the PCS, and
loads coefficients from the PMA_SPEED attribute into the PMA. The PCS is held in reset
during this time.
been asserted and deasserted.
If the PMAINIT signal is asserted and deasserted, the PMARXLOCK signal goes Low and
stays Low until configuration is complete and the receive PLL has regained lock. Note that
the PMARXLOCK signal can assert High and Low while the receive PLL is locking.
The addresses 0-14 in the PMA are loaded sequentially first, with address 15 loaded last.
Address 15 is loaded four times, in the order of the power-up sequence defined by the
PMA. The attribute PMA_PWR_MASK defines which sections of the PMA are powered
up. By default, the entire PMA powers
driver.
After the initialization sequence is completed, the initialization function relinquishes
control of the PMA bus to the fabric. At this time, the user can load custom values into the
PMA configuration registers.
If the user would not like to depend on PMARXLOCK to indicate when the function is
completed, a timer can be used. The period of the clock used is the reference clock divided
by two. This clock is connected internally. Refer to for start-up times.
RocketIO™ X Transceiver User Guide
UG035 (v1.5) November 22, 2004
Figure 5-1 shows the steps that take place once the PMAINIT signal has
"Model Considerations"
www.xilinx.com
1-800-255-7778
Chapter 5
up, including the line
123