Omron CS1G/H-CPUxxH Instructions Manual page 328

Sysmac cs series; sysmac cj series
Hide thumbs Also See for CS1G/H-CPUxxH:
Table of Contents

Advertisement

Data Movement Instructions
Operand Specifications
Description
Flags
Precautions
Area
CIO Area
Work Area
Holding Bit Area
Auxiliary Bit Area
Timer Area
Counter Area
DM Area
EM Area without bank
EM Area with bank
Indirect DM/EM
addresses in binary
Indirect DM/EM
addresses in BCD
Constants
Data Registers
Index Registers
Indirect addressing
using Index Registers
MOVRW(561) finds the PLC memory address for the PV of the timer or
counter specified in S and writes that address in D (an Index Register).
Timer/counter PV only
MOVRW(561) will set the PLC memory address of the timer or counter's PV in
D. Use MOVR(560) to set the PLC memory address of the timer or counter
Completion Flag.
Name
Error Flag
ER
Equals Flag
=
Negative Flag
N
Note In CS1 and CJ1 CPU Units, these Flags are turned OFF.
In CS1-H, CJ1-H, CJ1M, and CS1D CPU Units, these Flags are left
unchanged.
MOVRW(561) cannot set the PLC memory addresses of data area words,
bits, or timer/counter Completion Flags. Use MOVR(560) to set these PLC
memory addresses.
S
---
---
---
---
T0000 to T4095
(present value)
C0000 to C4095
(present value)
---
---
---
---
---
---
---
---
---
Internal I/O memory address of S
Index Register
Label
OFF or unchanged (See note.)
OFF or unchanged (See note.)
OFF or unchanged (See note.)
Section 3-8
D
---
---
IR0 to IR15
Operation
307

Advertisement

Table of Contents
loading

Table of Contents