Omron CS1G/H-CPUxxH Instructions Manual page 189

Sysmac cs series; sysmac cj series
Hide thumbs Also See for CS1G/H-CPUxxH:
Table of Contents

Advertisement

Sequence Output Instructions
Operand Specifications
Description
Flags
Example
3-4-3
KEEP: KEEP(011)
Purpose
Ladder Symbol
168
Area
CIO Area
Work Area
Holding Bit Area
Auxiliary Bit Area
Timer Area
Counter Area
TR Area
DM Area
EM Area without bank
EM Area with bank
Indirect DM/EM
addresses in binary
Indirect DM/EM
addresses in BCD
Constants
Data Registers
Index Registers
Indirect addressing using
Index Registers
If there is no immediate refreshing specification, the status of the execution
condition (power flow) is reversed and written to a specified bit in I/O memory.
If there is an immediate refreshing specification, the status of the execution
condition (power flow) is reversed and also written to the Basic Output Unit's
output terminal in addition to the output bit in I/O memory.
There are no flags affected by this instruction.
Instruction
LD
OUT
OUT NOT
Operates as a latching relay.
S (Set)
R (Reset)
OUT bit operand
CIO 000000 to CIO 614315
W00000 to W51115
H00000 to H51115
A44800 to A95915
---
---
TR0 to TR15
---
---
---
---
---
---
---
---
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to ,IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Operand
000000
000001
000002
KEEP(011)
B
Section 3-4
B: Bit

Advertisement

Table of Contents
loading

Table of Contents