Omron CS1G/H-CPUxxH Instructions Manual page 200

Sysmac cs series; sysmac cj series
Hide thumbs Also See for CS1G/H-CPUxxH:
Table of Contents

Advertisement

Sequence Output Instructions
Description
Area
Counter Area
DM Area
EM Area without bank
EM Area with bank
Indirect DM/EM addresses in
binary
Indirect DM/EM addresses in
BCD
Constants
Data Registers
Index Registers
Indirect addressing using
Index Registers
The operation of SETA(530) and RSTA(531) are described separately below.
Operation of SETA(530)
SETA(530) turns ON N2 bits, beginning from bit N1 of D, and continuing to the
left (more-significant bits). All other bits are left unchanged. (No changes will
be made if N2 is set to 0.)
Bits turned ON by SETA(530) can be turned OFF by any other instructions,
not just RSTA(531).
SETA(530) can be used to turn ON bits in data areas that are normally
accessed by words only, such as the DM and EM areas.
Operation of RSTA(531)
RSTA(531) turns OFF N2 bits, beginning from bit N1 of D, and continuing to
the left (more-significant bits). All other bits are left unchanged. (No changes
will be made if N2 is set to 0.)
Bits turned OFF by RSTA(531) can be turned ON by any other instructions,
not just SETA(530).
D
N1
C0000 to C4095
D00000 to D32767
E00000 to E32767
En_00000 to En_32767
(n = 0 to C)
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
---
#0000 to #000F
(binary) or &0 to
&15
---
DR0 to DR15
---
,IR0 to ,IR15
–2048 to +2047, IR0 to –2048 to +2047, IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –) IR0 to, –(– –) IR15
N2 bits are set to 1 (ON).
Section 3-4
N2
#0000 to #FFFF
(binary) or &0 to
&65535
179

Advertisement

Table of Contents
loading

Table of Contents