Omron CS1G/H-CPUxxH Instructions Manual page 326

Sysmac cs series; sysmac cj series
Hide thumbs Also See for CS1G/H-CPUxxH:
Table of Contents

Advertisement

Data Movement Instructions
Applicable Program Areas
Operands
Operand Specifications
Description
Block program areas
OK
OK
D: Destination
The destination must be an Index Register (IR0 to IR15).
Area
CIO Area
Work Area
Holding Bit Area
Auxiliary Bit Area
Timer Area
Counter Area
Task Flag
DM Area
EM Area without bank
EM Area with bank
Indirect DM/EM
addresses in binary
Indirect DM/EM
addresses in BCD
Constants
Data Registers
Index Registers
Indirect addressing
using Index Registers
MOVR(560) finds the PLC memory address (absolute address) of S and
writes that address in D (an Index Register).
If a timer or counter is specified in S, MOVR(560) will write the PLC memory
address of the timer/counter Completion Flag in D. Use MOVRW(561) to write
the PLC memory address of the timer/counter PV in D.
Step program areas
Subroutines
OK
S
CIO 0000 to CIO 6143
CIO 000000 to CIO 614315
W000 to W511
W00000 to W51115
H000 to H511
H00000 to H51115
A000 to A447
A448 to A959
A00000 to A44715
A44800 to A95915
T0000 to T4095
(Completion Flag)
C0000 to C4095
(Completion Flag)
TK0000 to TK0031
D00000 to D32767
E00000 to E32767
En_00000 to En_32767
(n = 0 to C)
---
---
---
---
---
---
Internal I/O memory address of S
Index Register
Section 3-8
Interrupt tasks
OK
D
---
---
---
---
---
---
---
---
---
---
IR0 to IR15
305

Advertisement

Table of Contents
loading

Table of Contents