Omron CS1G/H-CPUxxH Instructions Manual page 202

Sysmac cs series; sysmac cj series
Hide thumbs Also See for CS1G/H-CPUxxH:
Table of Contents

Advertisement

Sequence Output Instructions
Variations
Applicable Program Areas
Operands
Operand Specifications
Variations
Executed Each Cycle for ON Condition
Executed Once for Upward Differentiation
Executed Once for Downward Differentiation Not supported
Immediate Refreshing Specification (See note.)
Combined
Executed Once and Bit Refreshed
Variations
Immediately for Upward Differentiation (See
note.)
Executed Once and Bit Refreshed
Immediately for Downward Differentiation
Note Immediate refreshing is not supported by the CS1D CPU Units.
Variations
Executed Each Cycle for ON Condition
Executed Once for Upward Differentiation
Executed Once for Downward Differentiation Not supported
Immediate Refreshing Specification (See note.)
Combined
Executed Once and Bit Refreshed
Variations
Immediately for Upward Differentiation (See
note.)
Executed Once and Bit Refreshed
Immediately for Downward Differentiation
Note Immediate refreshing is not supported by the CS1D CPU Units.
Block program areas
OK
D: Word Address
Specifies the word in which the bit will be turned ON or OFF.
N: Beginning Bit
Specifies the bit which will be turned ON or OFF. N must be #0000 to #000F
(&0 to &15).
Area
CIO Area
Work Area
Holding Bit Area
Auxiliary Bit Area
Timer Area
Counter Area
DM Area
EM Area without bank
EM Area with bank
Indirect DM/EM addresses in
binary
Step program areas
Subroutines
OK
OK
D
CIO 0000 to CIO 6143
W000 to W511
H000 to H511
A448 to A959
T0000 to T4095
C0000 to C4095
D00000 to D32767
E00000 to E32767
En_00000 to En_32767
(n = 0 to C)
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Section 3-4
SETB(532)
@SETB(532)
!SETB(532)
!@SETB(532)
Not supported
RSTB(533)
@RSTB(533)
!RSTB(533)
!@RSTB(533)
Not supported
Interrupt tasks
OK
N
A000 to A959
181

Advertisement

Table of Contents
loading

Table of Contents