Omron CS1G/H-CPUxxH Instructions Manual page 239

Sysmac cs series; sysmac cj series
Hide thumbs Also See for CS1G/H-CPUxxH:
Table of Contents

Advertisement

Timer and Counter Instructions
Precautions
Note
218
Note In CS1 and CJ1 CPU Units, these are turned OFF.
In CS1-H, CJ1-H, CJ1M, and CS1D CPU Units, these Flags are left
unchanged.
Timer numbers are shared by the TIM, TIMX(550), TIMH(015), TIMHX(551),
TMHH(540), TMHHX(552), TTIM(087), TTIMX(555), TIMW(813),
TIMWX(816), TMHW(815), and TMHWX(817) instructions. If two timers share
the same timer number, but are not used simultaneously, a duplication error
will be generated when the program is checked, but the timers will operate
normally. Timers which share the same timer number will not operate properly
if they are used simultaneously.
The Completion Flag is updated only when TMHH(540)/TMHHX(552) is exe-
cuted. The Completion Flag can thus be delayed by up to one cycle time from
the actual set value.
The present value of timers programmed with timer numbers 0000 to 2047 will
be updated even when the timer is on standby. The present value of timers
programmed with timer numbers 2048 to 4095 will be held when the timer is
on standby.
Timers will be reset or paused in the following cases. (When a timer is reset,
its PV is reset to the SV and its Completion Flag is turned OFF.)
Condition
Operating mode changed from RUN or
MONITOR mode to PROGRAM mode or
1
vice versa.
Power supply interrupted and reset
Execution of CNR(545)/CNRX(547), the
RESET TIMER/COUNTER instructions
Operation in interlocked program section
(IL(002)–ILC(003))
Operation in jumped program section
(JMP(004)–JME(005))
1. If the IOM Hold Bit (A50012) has been turned ON, the status of timer Com-
pletion Flags and PVs will be maintained when the operating mode is
changed.
2. If the IOM Hold Bit (A50012) has been turned ON and the status of the IOM
Hold Bit itself is protected in the PLC Setup, the status of timer Completion
Flags and PVs will be maintained even when the power is interrupted.
3. The PV will be set to the SV when TMHH(540)/TMHHX(552) is executed.
When an operating TMHH(540)/TMHHX(552) timer is in a jumped program
section (JMP(004), CJMP(510), CJPN(511), JME(005)), the timer's PV will
continue timing. (See note.) (The jumped TMHH(540)/TMHHX(552) instruc-
tion won't be executed, but the PV will be refreshed every 1 ms.)
Note With the CS1D CPU Units, the PV will not be refreshed in the above case.
When TMHH(540)/TMHHX(552) is in a program section between IL(002) and
ILC(003) and the program section is interlocked, the PV will be reset to the SV
and the Completion Flag will be turned OFF.
When a TMHH(540)/TMHHX(552) timer is forced set, its Completion Flag will
be turned ON and its PV will be set to 0000. When a TMHH(540)/
TMHHX(552) timer is forced reset, its Completion Flag will be turned OFF and
its PV will be reset to the SV.
PV
0000
OFF
2
0000
OFF
BCD: 9999
OFF
3
Binary: FFFF
Reset to SV.
OFF
PV continues
Retains previous status.
decrement-
ing.
Section 3-6
Completion Flag

Advertisement

Table of Contents
loading

Table of Contents