Omron CS1G/H-CPUxxH Instructions Manual page 203

Sysmac cs series; sysmac cj series
Hide thumbs Also See for CS1G/H-CPUxxH:
Table of Contents

Advertisement

Sequence Output Instructions
Description
182
Area
Indirect DM/EM addresses in
BCD
Constants
Data Registers
Index Registers
Indirect addressing using
Index Registers
The functions of SETB(532) and RSTB(533) are described separately below.
Operation of SETB(532)
SETB(532) turns ON bit N of word D when the execution condition is ON. The
status of the bit is not affected when the execution condition is OFF. Unlike
SET, SETB(532) can turn ON a bit in the DM area or EM area.
15
Execution condition
Bit N of word D
Bits turned ON by SETB(532) can be turned OFF by any other instruction, not
just RSTB(533).
SETB(532) is supported by the CS1-H, CJ1-H, and CJ1M CPU Units only.
Operation of RSTB(533)
RSTB(533) turns OFF bit N of word D when the execution condition is ON.
The status of the bit is not affected when the execution condition is OFF. (Use
SETB(532) to turn ON the bit.) Unlike RST, RSTB(533) can turn OFF a bit in
the DM area or EM area.
15
Execution condition
Bit N of word D
Bits turned OFF by RSTB(533) can be turned ON by any other instruction, not
just SETB(532).
RSTB(533) is supported by the CS1-H, CJ1-H, and CJ1M CPU Units only.
D
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
---
DR0 to DR15
---
,IR0 to ,IR15
–2048 to +2047, IR0 to –2048 to +2047, IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –) IR0 to, –(– –) IR15
This bit is turned ON.
ON
OFF
ON
OFF
This bit is turned OFF.
ON
OFF
ON
OFF
Section 3-4
N
#0000 to #000F (binary)
or &0 to &15

Advertisement

Table of Contents
loading

Table of Contents