NEC µPD72257 Preliminary User's Manual page 53

Graphics controllers
Table of Contents

Advertisement

Pin Functions
2.4.2.10
Setup
Features
Figure 2-12
Ravin-M pinout option 7e
Ravin-M pinout option 7e is set up by the following register setting:
SYSPINMUX = 0080 0067
PINMUX[3:0] = 0111
pinout option 7
B
SMUX78 = 1
VO1R1 output at pin 78
SMUX26 = 1
VO1B1 output at pin 26
all other SMUXm = 0
no SMUX selection
internal pull-up resistors enabled for
BUFPUEN[7:0] = 80
H
Ravin-M pinout option 7e provides following features:
8-bit LBus Host-I/F
-
multiplexed address/data bus HLBD[7:0]
Video Output I/F 0
-
18-bit RGB(6/6/6)
-
composite VO0CSYNC or separate VO0HSYNC/VO0VSYNC
Video Output I/F 1
-
15-bit RGB(5/5/5)
-
composite VO1CSYNC or separate VO1HSYNC/VO1VSYNC or
VO1HSYNC and VO1EN (via VO1VSYNC selectable by
SYSVOCTR register)
Video Input I/F
-
ITU656
16-bit SDRAM/SRAM-I/F
Ravin-M pinout option 7e
Preliminary User's Manual S19203EE1V3UM00
H
-
group 7: HINT, HADWAIT, HADCS, MDFBCLK,
VI0CLK
Xtal, Reset
Xtal, Reset
3.3V, 1.5V
3.3V, 1.5V
System Control
System Control
Power Supply
Power Supply
Mem I/F 16-bit SDRAM/SRAM
16-bit SDRAM
16-bit SRAM/Flash
Chapter 2
53

Advertisement

Table of Contents
loading

This manual is also suitable for:

Μpd72256

Table of Contents