NEC µPD72257 Preliminary User's Manual page 179

Graphics controllers
Table of Contents

Advertisement

Video Input (Ravin-M only)
6.10.2.7
YUV(4:2:2)
RGB
Access
Address
Initial Value
31
30
29
28
0
0
0
0
R
R
R
R
15
14
13
12
0
0
0
0
R
R
R
R
Bit
Bit name
9 to 0
STARTX[9:0]
VInSTARTX - First pixel register
This register defines the first valid pixel to process.
An internal pixel counter counts all incoming pixels. If this pixel counter equals
VInSTARTX, all following pixels of the same scanline are passed on for further
processing.
In case of capturing YUV(4:2:2) Video Input data STARTX[9:0] must describe an
even number (STARTX0 = 0) in order to store the correct data order Y0:U:Y1:V in
the framebuffer.
In case of capturing RGB Video Input data STARTX[9:0] can describe even and
odd numbers.
This register can be read/written in 32-bit units.
<VIn_Base> + 08
H
0000 0000
. This register is initialized by any reset.
H
27
26
25
24
0
0
0
0
R
R
R
R
11
10
9
8
0
0
R
R
Writing to the read-only bits is ignored, reading returns undefined values.
Function
First valid pixel in a scanline to be processed.
Note:
In case of YUV(4:2:2) Video Input data format the lower address bit STARTX0 must be
set to 0 due to 2-pixel alignment.
Preliminary User's Manual S19203EE1V3UM00
23
22
21
20
0
0
0
0
R
R
R
R
7
6
5
4
STARTX[9:0]
R/W
Chapter 6
19
18
17
16
0
0
0
0
R
R
R
R
3
2
1
0
179

Advertisement

Table of Contents
loading

This manual is also suitable for:

Μpd72256

Table of Contents