Table of Contents
Advertisement
Host CPU Interface
(2)
Figure 5-9
ADBus principle read-write timing
HADA[20:0]
HADCS
HADRD
HADD[15:0]
HADWR
HADD[15:0]
HADWAIT
1
ADBus principle read-write timing
1.
HADWAIT falling edge because of HADCS falling edge
2.
HADWAIT rising edge after HADRD/HADWR falling edge
3.
HADWAIT falling edge after HADRD/HADWR rising edge
4.
HADWAIT rising edge because of HADCS rising edge
Preliminary User's Manual S19203EE1V3UM00
Address1
Read Data
2
3
4
1
Chapter 5
Address2
Write Data
2
3
4
137
Advertisement
Table of Contents
