Table of Contents
Advertisement
External Memory Interface Controller
Chapter 9
The Memory Controller keeps the SDRAM in this periodical power-down/refresh/
power-down sequence until it is commanded to exit power-down mode by
MEMSCTRL.PWDM = 0.
When a read/write request to the SDRAM occurs while the SDRAM is in power-
down mode, the Memory Controller brings the SDRAM out of power-down mode
and issues the read/write access to the SDRAM. The Memory Controller then puts
the SDRAM back to power-down mode after completion of the read/write access.
Preliminary User's Manual S19203EE1V3UM00
313
Advertisement
Table of Contents
