Chapter 2 Pin Functions; Pin Lists - NEC µPD72257 Preliminary User's Manual

Graphics controllers
Table of Contents

Advertisement

Chapter 2 Pin Functions

This chapter describes the pin functions of Ravin-L and Ravin-M.
Ravin-M
Ravin-M presents a variety of selectable pin functions to match different needs.
The various Ravin-M pinout configurations trade between
The pinout option is selected by the settings of the MODE[3:0] pins at release of
the external RESET. The settings of these pins are stored in the
SYSBOOTMODE.BOOTMODE[3:0] bits and determine also the pin multiplexing
default configuration, controlled by the initial value of SYSPINMUX.PINMUX[3:0].
Depending on the chosen pinout option some groups of pins are connected
internally to pull-up resistors after RESET release. Enabling and disabling of the
internal pull-up resistors for the 7 pin groups are controlled by the
SYSPINMUX.BUFPUEN[7:0] bits. Thus the initial value of
SYSPINMUX.BUFPUEN[7:0] is also determined by MODE[3:0].
Ravin-L
Ravin-L does not feature different pinout options. For Ravin-L the boot mode pins
MODE[3:0] have to be set to 0011
SYSBOOTMODE.BOOTMODE[3:0] and further SYSPINMUX.PINMUX[3:0] to the
same value. By this the only valid pinout is selected.
Depending on the boot mode pin MODE9, which enables respectively disables
the internal IRAM per default, internal pull-up resistors are connected to the pins
of the external memory I/F data bus MD[15:0] (pull-up group 4).
If both, the internal IRAM and external memory shall be used, it is recommended
to disable the internal pull-up resistors by setting SYSPINMUX.BUFPUEN4 = 0.

2.1 Pin Lists

The following tables list all pins with its pin numbers, names and constitution.
As some pins are gathered in groups with internal switchable pull-up resistors,
the pull-up group is given as well for those pins.
Since the Ravin-M offers several piout options, some pins can take on different
different functions. The Ravin-M pin name show all functions, a certain pin can
have, separated by an underscore "_".
Host-I/F width
SDRAM and/or SRAM Memory Interface width
availability of a second video output
availability and data format of the video input
Preliminary User's Manual S19203EE1V3UM00
at release of RESET, which sets also
B
15

Advertisement

Table of Contents
loading

This manual is also suitable for:

Μpd72256

Table of Contents