Table of Contents
Advertisement
Pin Functions
2.4.2.9
Setup
Features
Figure 2-11
Ravin-M pinout option 7d
Ravin-M pinout option 7d is set up by the following register setting:
SYSPINMUX = 0080 0017
PINMUX[3:0] = 0111
pinout option 7
B
SMUX127 = 1
VO0EN output at pin 127
all other SMUXm = 0
no SMUX selection
internal pull-up resistors enabled for
BUFPUEN[7:0] = 80
H
Ravin-M pinout option 7d provides following features:
•
8-bit LBus Host-I/F
-
multiplexed address/data bus HLBD[7:0]
•
Video Output I/F 0
-
18-bit RGB(6/6/6)
-
composite VO0CSYNC or separate VO0HSYNC/VO0VSYNC
-
VO0EN display enable signal
•
Video Output I/F 1
-
13-bit RGB(4/5/4)
-
composite VO1CSYNC or separate VO1HSYNC/VO1VSYNC or
VO1HSYNC and VO1EN (via VO1VSYNC selectable by
SYSVOCTR register)
•
Video Input I/F
-
ITU656
•
32-bit SDRAM/SRAM-I/F
Ravin-M pinout option 7d
Preliminary User's Manual S19203EE1V3UM00
H
-
group 7: HINT, HADWAIT, HADCS, MDFBCLK,
VI0CLK
Xtal, Reset
Xtal, Reset
3.3V, 1.5V
3.3V, 1.5V
System Control
System Control
Power Supply
Power Supply
Mem I/F 32-bit SDRAM/SRAM
32-bit SDRAM
32-bit SRAM/Flash
Chapter 2
51
Advertisement
Table of Contents
