NEC µPD72257 Preliminary User's Manual page 338

Graphics controllers
Table of Contents

Advertisement

Performance counter k (DRWPERFCOUNTk)
289
Performance counters control register
(DRWPERFTRIGGER) 288
Rasterization 225
Rasterization optimization 237
Register based mode 247
Secondary colour register (DRWCOLOR2) 266
Status control register (DRWSTATUS) 263
Surface control register (DRWCONTROL2) 258
Texels per texture line (DRWTEXPITCH) 273
Texture base address register
(DRWTEXORIGIN) 272
Texture colour formats 223
Texture size or texture address mask
(DRWTEXMASK) 274
Texturing 241
U limiter start value (DRWLUSTART) 275
U limiter x-axis increment (DRWLUXADD) 276
U limiter y-axis increment (DRWLUYADD) 277
V limiter start value fractional part
(DRWLVSTARTF) 279
V limiter start value fractional part
(DRWLVXADDI) 280
V limiter start value fractional part
(DRWLVYADDI) 281
V limiter start value fractional part
(DRWLVYXADDF) 282
V limiter start value integer part
(DRWLVSTARTI) 278
DRWBUSIRQ 250
DRWCACHECTL 262
DRWCOLOR1 265
DRWCOLOR2 266
DRWCONTROL 255
DRWCONTROL2 258
DRWDLISTIRQ 250
DRWDLISTSTART 287
DrwE_Base 215
DRWENUMIRQ 250
DRWHWREVISION 264
DRWIRQCTL 260
DRWLmBAND 271
DRWLnSTART 268
DRWLnXADD 269
DRWLnYADD 270
DRWLUSTART 275
338
DRWLUXADD 276
DRWLUYADD 277
DRWLVSTARTF 279
DRWLVSTARTI 278
DRWLVXADDI 280
DRWLVYADDI 281
DRWLVYXADDF 282
DRWORIGIN 286
DRWPATTERN 267
DRWPERFCOUNTk 289
DRWPERFTRIGGER 288
DRWPITCH 285
DRWSIZE 284
DRWSTATUS 263
DRWTEXCLUT 283
DRWTEXMASK 274
DRWTEXORIGIN 272
DRWTEXPITCH 273
E
eeBstCfg command 129
eeLong command 128
eeNOP command 130
eeShort command 127
eeShortOffs command 126
F
FIFO (Video Input) 167
FIFO (Video Output) 197
H
HCLK (main system clock) 90
HOSTADBASEn 150
HOSTCONTROL 149
Host CPU I/F 150
ADBus base registers (HOSTADBASEn) 150
AHB master error interrupt 142
AHB master overrun interrupt 142
AHB master ready 142
AHB master underrun interrupt 142
Control registers 143
Host-I/F DMA control register
Host-I/F status register (HOSTSTATUS) 144
Host-I/F version register (HOSTVERSION) 145
Interrupt enable register (HOSTINTENAB) 147
Interrupt input register (HOSTINTFLAG) 148
Preliminary User's Manual S19203EE1V3UM00
(HOSTCONTROL) 149

Advertisement

Table of Contents
loading

This manual is also suitable for:

Μpd72256

Table of Contents