Table of Contents
Advertisement
M30245 Group
2.5.3 Operation of Serial Interface Special Function (reception in master mode with
clock delay)
In receiving data in serial interface special function master mode, choose functions from those listed in
Table 2.5.2. Operations of the circled items are described below. Figure 2.5.11 shows the operation
timing, and Figures 2.5.12 and 2.5.13 show the set-up procedures.
www.DataSheet4U.com
Operation
Note
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
Table 2.5.2. Choosed functions
Item
Item
O
Internal clock (f
Transfer clock
source
External clock (CLKi pin)
Output reception data at
CLK polarity
O
the rising edge of the
transfer clock
Output reception data at
the falling edge of the
transfer clock
Continuous receive
O
Disabled
mode
Enabled
____
(1) Set an SS port of the transmitter side IC to output "L" level.
(2) Writing dummy data to the UARTi transmit buffer register, setting the receive enable bit to "1",
and the transmit enable bit to "1", makes the data receivable status ready.
(3) In synchronization with the first rising edge of the transfer clock, the input signal to the RxDi
pin is stored in the highest bit of the UARTi receive register. Then, data is taken in by shifting
right the content of the UARTi reception data in synchronization with the rising edges of the
transfer clock.
(4) When 1-byte data lines up in the UARTi receive register, the content of the UARTi receive
register is transmitted to the UARTi receive buffer register. At this time, the receive complete
flag and the UARTi receive interrupt request bit goes to "1".
(5) The receive complete flag goes to "0" when the lower-order byte of the UARTi buffer register
is read.
• Set RxDi pins' port direction register to "0".
_____
• Set SSi pin to "H" level. If "L" level is input to the pin, a fault error will be generated.
page 98 of 354
Set-up
Item
/ f
/ f
)
1
8
32
SSi port function
enable
Clock phase set
Serial input port set
2. Serial Interface Special Function
Set-up
SSi function disabled
O
SSi function enabled
Without clock delay
With clock delay
O
T
Di, R
Di selected
X
X
O
(master mode)
ST
Di, SR
Di selected
X
X
(slave mode)
Advertisement
Table of Contents
