Table of Contents
Advertisement
M30245 Group
www.DataSheet4U.com
Figure 2.3.9. Set-up procedure of reception in clock-synchronous serial I/O mode (1)
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
Setting UARTi transmit/receive mode register (i=0 to 3)
b7
b0
UARTi transmit/receive mode register
UiMR [Address 03A8
1 0 0 1
0
Must be fixed to "001" (Serial I/O mode)
Set the RxDi pin's port direction register to "0" when receiving.
Internal/external clock select bit
1 : External clock (Note)
Invalid in clock synchronous I/O mode
Invalid in clock synchronous I/O mode
Invalid in clock synchronous I/O mode
T
D, R
D I/O polarity reverse bit
X
X
Usually set to "0"
Note: Set the corresponding port direction register to "0".
Setting UARTi transmit/receive control register (i=0 to 3)
b7
b0
UARTi transmit/receive control register 0
0 0
0
1
UiC0 [Address 03AC
BRG count source select bit
b1 b0
0 0 : f
is selected
1
0 1 : f
is selected
8
1 0 : f
is selected
32
1 1 : Inhibited
CTS/RTS function select bit
(Valid when bit 4 = "0")
1 : RTS function is selected
Transmit register empty flag
0 : Data present in transmit register
(during transmission)
1 : No data present in transmit register
(transmission completed)
CTS/RTS disable bit
0 : CTS/RTS function enabled
Data output select bit (Note)
0 : TxDi/SDAi and SCLi pin is CMOS output
1 : TxDi/SDAi and SCLi pin is N-channel open drain output
CLK polarity select bit
0 : Transmission data is output at falling edge
of transfer clock and reception data is input
at rising edge
Transfer format select bit
0 : LSB first
Note: UART2 transfer pin (TxD
It cannot be set to CMOS output.
Setting UART transmit/receive control register 1 (i=0 to 3)
b7
b0
UARTi transmit/receive control register 1
0 0
0
UiC1 [Address 03AD
UARTi continuous receive mode enable bit
0 : Continuous receive mode disabled
Data logic select bit
0 : No reverse
Set to "0" in clock synchronous serial I/O mode
Continued to the next page
page 51 of 354
, 368
, 0338
, 328
]
16
16
16
16
, 36C
, 033C
, 32C
]
16
16
16
16
: P7
and SCL
: P7
) is N-channel open drain output.
2
0
2
1
, 36D
, 033D
, 32D
]
16
16
16
16
2. Clock-Synchronous Serial I/O
Advertisement
Table of Contents
