Table of Contents
Advertisement
M30245 Group
www.DataSheet4U.com
Figure 2.5.5. Serial interface special function-related registers (4)
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
UARTi special mode register 1 (i= 0 to 3)
b7
b6
b5
b4
b3
b2
b1
b0
Symbol
UiSMR (i=0 to 3)
Bit Symbol
IICM
ABC
BBS
LSYN
ABSCS
ACSE
SSS
Note 1: Only "0" may be written
Note 2: UART0 Timer A3 underflow signal, UART1: Timer A4 underlfow signal,
UARTi special mode register 2 (i= 0 to 3)
b7
b6
b5
b4
b3
b2
b1
b0
Symbol
UiSMR2 (i=0 to 3) 03A6
Bit Symbol
IICM2
CSC
SWC
ALS
STC
SWC2
SDHI
Note 1: These bits are unavailable when SCLi is external clock.
page 91 of 354
Address
03A7
, 0367
, 0337
16
16
Function
Bit Name
(clock synchronous
serial I/O mode)
2
0 : Normal mode
I
C mode
2
1 : I
C mode
select bit
Arbitration lost
0 : Update per bit
detecting flag
1 : Update per byte
control bit
0 : STOP detected
Bus busy flag
1 : START detected
SCLL sync output
0 : Disabled
enable bit
1 : Enabled
Bus collision
detect sampling
Set to "0"
clock select bit
Auto-clear
function select bit
Set to "0"
of transmit enable
bit
Transmit start
Set to "0"
condition select
bit
Nothing is assigned. Write "0" when writing to this bit.
The values are indeterminate when read.
UART2 :Timer A0 underflow signal.
Address
, 0366
, 0336
16
16
16
Bit Name
0 : NACK/ACK interrupt (DMA source-ACK)
Transfer to receive buffer at the rising edge
of last bit of receive clock.
Receive interrupt occurs at the rising edge
2
of last bit of receive clock.
I
C mode
1 : UART transfer/receive interrupt (DMA
select bit 2
source-UART receive)
Transfer to receive buffer at the falling edge
of last bit of receive clock.
Receive interrupt occurs at the falling edge
of last bit of receive clock
0 : Disable
Clock synchronous bit
1 : Enable
0 : Disable
SCL wait output bit
1 : Enable
0 : Disable
SDA output stop bit
1 : Enable
0 : Disable
UARTi initialize bit
1 : Enable
SCL Wait
0 : UARTi clock
output bit 2
1 : 0 output
SDA output
0 : Disabled
inhibit bit
1 : Enabled (high impedance)
Nothing is assigned. Write "0" when writing to this bit.
The values are indeterminate when read.
2. Serial Interface Special Function
When reset
, 0327
00
16
16
16
Function
R W
(UART mode)
Set to "0"
Set to "0"
Set to "0"
Set to "0"
(Note 1)
0 : Rising edge of
transfer clock
1 : Timer Ai underflow
signal (Note 2)
0 : No auto clear function
1 : Auto clear when bus
collision occurs
0 : Ordinary
1 : Falling edge of RxDi
When reset
, 0326
00
16
16
R W
Function
(Note 1)
(Note 1)
(Note 1)
Advertisement
Table of Contents
