Hitachi H8/329 Series Hardware Manual page 55

Single-chip microcomputer
Table of Contents

Advertisement

15
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op
Op:
Operation field
r m , r n :
Register field
abs.:
Absolute address
#imm.:
Immediate data
Figure 3-7. Bit Manipulation Instruction Codes
8
7
#imm.
r
m
r
0
0
n
#imm.
0
0
r
0
0
n
r
0
0
m
abs.
#imm.
0
0
abs.
r
0
0
m
r
#imm.
r
0
0
n
#imm.
0
0
abs.
#imm.
0
0
r
#imm.
r
0
0
n
#imm.
0
0
abs.
0
0
#imm.
46
0
BSET, BCLR, BNOT, BTST
r
Operand: register direct (Rn)
n
Bit No.: immediate (#xx:3)
r
Operand: register direct (Rn)
n
Bit No.: register direct (Rm)
0
0
Operand: register indirect (@Rn)
0
0
Bit No.: immediate (#xx:3)
0
0
Operand: register indirect (@Rn)
Bit No.: register direct (Rm)
0
0
Operand: absolute (@aa:8)
0
0
Bit No.: immediate (#xx:3)
Operand: absolute (@aa:8)
0
0
Bit No.: register direct (Rm)
BAND, BOR, BXOR, BLD, BST
Operand: register direct (Rn)
n
Bit No.: immediate (#xx:3)
0 0
Operand: register indirect (@Rn)
0 0
Bit No.: immediate (#xx:3)
Operand: absolute (@aa:8)
0 0
Bit No.: immediate (#xx:3)
BIAND, BIOR, BIXOR, BILD, BIST
Operand: register direct (Rn)
n
Bit No.: immediate (#xx:3)
0 0
Operand: register indirect (@Rn)
0 0
Bit No.: immediate (#xx:3)
Operand: absolute (@aa:8)
0 0
Bit No.: immediate (#xx:3)

Advertisement

Table of Contents
loading

Table of Contents