Hitachi H8/329 Series Hardware Manual page 177

Single-chip microcomputer
Table of Contents

Advertisement

Bit 6—Character Length (CHR): This bit selects the character length in asynchronous mode.
It is ignored in synchronous mode. The character length is always eight bits in synchronous mode.
Bit 6
CHR
Description
0
8 bits per character.
1
7 bits per character. (Bits 0 to 6 in TDR and RDR are sent and received.)
Bit 5—Parity Enable (PE): This bit selects whether to add a parity bit in asynchronous mode.
It is ignored in synchronous mode, and when a multiprocessor format is used.
Bit 5
PE
Description
0
Transmit: No parity bit is added.
Receive: Parity is not checked.
1
Transmit: A parity bit is added.
Receive: Parity is checked.
Bit 4—Parity Mode (O/E ): In asynchronous mode, when parity is enabled (PE = "1"), this bit
selects even or odd parity.
Even parity means that a parity bit is added to the data bits for each character to make the total
number of 1's even. Odd parity means that the total number of 1's is made odd.
This bit is ignored when PE = "0," or when a multiprocessor format is used. It is also ignored in
the synchronous mode.
Bit 4
O/E
Description
0
Even parity.
1
Odd parity.
168
(Initial value)
(Initial value)
(Initial value)

Advertisement

Table of Contents
loading

Table of Contents