ABB ACSM1 Firmware Manual page 191

Motion control drives, speed and torque control program
Hide thumbs Also See for ACSM1:
Table of Contents

Advertisement

91.01 SINE COSINE NR
Defines the number of sine/cosine wave cycles within one revolution.
Note: This parameter does not need to be set when EnDat or SSI encoders are used in continuous
mode. See parameter
0...65535
91.02 ABS ENC INTERF
Selects the source for the encoder absolute position.
(0) None
(1) Commut sig
(2) EnDat
(3) Hiperface
(4) SSI
(5) Tamag.17/33 bits
91.03 REV COUNT BITS
Defines the number of bits used in revolution counting with multiturn encoders. Used when parameter
91.02 ABS ENC INTERF
is set to
(5) Tamag.17/33
requesting.
0...32
91.04 POS DATA BITS
Defines the number of bits used within one revolution when parameter
to
(2)
EnDat,
(3) Hiperface
this parameter is internally set to 17.
0...32
91.05 REFMARK ENA
Enables the encoder zero pulse for the absolute encoder input (X42) of an FEN-11 module (if
present). Zero pulse can be used for position latching.
Note: With serial interfaces (ie, when parameter
Hiperface,
(4) SSI
(0) FALSE
(1) TRUE
FW block:
ABSOL ENC CONF
91.25 SSI MODE
/
91.30 ENDAT
Number of sine/cosine wave cycles within one revolution.
FW block:
ABSOL ENC CONF
Not selected.
Commutation signals.
Serial interface: EnDat encoder.
Serial interface: HIPERFACE encoder.
Serial interface: SSI encoder.
Serial interface: Tamagawa 17/33-bit encoder.
FW block:
ABSOL ENC CONF
is set to
(2)
EnDat,
bits), setting this parameter to a non-zero value activates multiturn data
Number of bits used in revolution count. Eg, 4096 revolutions => 12
bits.
FW block:
ABSOL ENC CONF
or
(4)
SSI. When
Number of bits used within one revolution. Eg, 32768 positions per
revolution => 15 bits.
FW block:
ABSOL ENC CONF
or
(5) Tamag.17/33
bits), the zero pulse does not exist.
Zero pulse disabled.
Zero pulse enabled.
(see above)
MODE.
(see above)
(see above)
(3) Hiperface
or
(4)
SSI. When
(see above)
91.02 ABS ENC INTERF
(see above)
91.02 ABS ENC INTERF
Parameters and firmware blocks
91.02 ABS ENC INTERF
91.02 ABS ENC INTERF
is set to
(5) Tamag.17/33
is set to
(2)
EnDat,
(3)
191
is set
bits,

Advertisement

Table of Contents
loading

Table of Contents