Figure 14.19 Example Of Sci3 Reception Using Multiprocessor Format (Example With 8-Bit Data, Multiprocessor Bit, One Stop Bit) - Renesas H8 Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8 Series:
Table of Contents

Advertisement

Section 14 Serial Communication Interface 3 (SCI3)
Start
bit
Serial
1
0
data
MPIE
RDRF
RDR
value
LSI
operation
User
processing
Start
bit
Serial
1
0
data
MPIE
RDRF
RDR
value
LSI
operation
User
processing
Figure 14.19 Example of SCI3 Reception Using Multiprocessor Format
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)
Rev. 3.00 Sep. 14, 2006 Page 234 of 408
REJ09B0105-0300
Receive
data (ID1)
MPB
D0
D1
D7
1
1 frame
RXI interrupt
request
MPIE cleared
to 0
(a) When data does not match this receiver's ID
Receive
data (ID2)
MPB
D0
D1
D7
1
1 frame
ID1
RXI interrupt
request
MPIE cleared
to 0
(b) When data matches this receiver's ID
Stop
Start
Receive data
bit
bit
(Data1)
1
0
D0
D1
1 frame
RDRF flag
cleared
to 0
RDR data read
When data is not
this station's ID,
MPIE is set to 1
again
Stop
Start
Receive data
bit
bit
(Data2)
1
0
D0
D1
1 frame
ID2
RDRF flag
RXI interrupt
cleared
request
to 0
RDR data read
When data is
this station's
ID, reception
is continued
Stop
Mark state
MPB
bit
(idle state)
D7
0
1
1
ID1
RXI interrupt request
is not generated, and
RDR retains its state
Stop
Mark state
bit
(idle state)
MPB
D7
0
1
1
Data2
RDRF flag
cleared
to 0
RDR data read
MPIE set to 1
again

Advertisement

Table of Contents
loading

Table of Contents