Table of Contents
Advertisement
Board Description and Memory Maps
1
Table 1-2. Redundant Functions in the VMEchip2 and MC2 Chip
$FFF40060
$FFF40060
$FFF4004C
$FFF40048
$FFF40048
$FFF40048
$FFF40048
$FFF40064
$FF800000-$FFBFFFFF
$FFE00000-$FFEFFFFF
1-8
VMEchip2
Address
Bit #
28 - 24
19,17,16
13 - 8
31 - 0
31 - 0
31 - 0
Notes 1.
switch control.
RESET
2. Watchdog timer control.
3. Access and watchdog timer parameters.
4. MPU TEA (bus error) status
5. Bit numbering for VMEchip2 and MC2 chip has a one-to-
one correspondence.
6.
switch interrupt control. Implemented also in the
ABORT
VMEchip2, but with a different bit organization (refer to the
VMEchip2 description in Chapter 2). In the MVME172, the
switch is wired to the MC2 chip, not the VMEchip2.
ABORT
7. The SRAM and PROM decoder in the VMEchip2 (version
2) must be disabled by software before any accesses are made
to these address spaces.
8. 32-bit prescaler. The prescaler can also be accessed at
$FFF40064 when the optional VMEbus is not enabled.
MC2 Chip
Address
$FFF42044
22 -
$FFF42044
$FFF42044
7
$FFF42048
9
$FFF42048
10
$FFF42048
11
$FFF42048
$FFF4204C
$FFF42040
$FF800000-
$FFBFFFFF
Programmable
Computer Group Literature Center Web Site
Notes
Bit #
28 - 24
1,5
22 -
2,5
19,17,16
13 - 8
3,5
8
4
9
4,5
10
4,5
11
4,5
31 - 0
8
6 - 0
6
31 - 0
7
31 - 0
7
Advertisement
Table of Contents
