Motorola MVME172 Programmer's Reference Manual page 209

Vme embedded controller

Table of Contents

Tick Timer 1 Interrupt Control Register

http://www.mcg.mot.com/literature

$FFF4201B (8 bits)

These three bits select the interrupt level for the tick

timers. Level 0 does not generate an interrupt.

Writing a logic 1 to this bit clears the tick timer interrupt

(i.e., INT bit in this register). This bit is always read as

When this bit is set high, the interrupt is enabled. The

interrupt is disabled when this bit is low.

When this bit is high a Tick Timer interrupt is being

generated at the level programmed in IL2-IL0 (if

nonzero). This bit is edge-sensitive and can be cleared by

writing a logic 1 into the ICLR control bit.

Programming Model