I/O Control Register 2; I/O Control Register 3 - Motorola MVME172 Programmer's Reference Manual

Vme embedded controller
Table of Contents

Advertisement

VMEchip2

I/O Control Register 2

2
ADR/SIZ
BIT
NAME
OPER
RESET

I/O Control Register 3

ADR/SIZ
BIT
NAME
OPER
RESET
2-98
15
14
13
GPIOO3 GPIOO2 GPIOO1 GPIOO0
R/W
R/W
R/W
0 PSL
0 PS
0 PS
GPIOO1
Connects to pin 16 of the Remote Status and Control
Register.
GPIOO2
Connects to pin 17 of the Remote Status and Control
Register.
GPIOO3
Connects to pin 18 of the Remote Status and Control
Register.
GPIOI1
Not used.
GPIOI2
Not used.
GPIOI3
Not used.
7
6
GPI7
GPI6
GPI5
R
R
X
X
This function is not used on the MVME172.
$FFF40088 (8 bits of 32)
12
11
GPIOI3 GPIOI2 GPIOI1 GPIOI0
R/W
R
0 PS
X
$FFF40088 (8 bits of 32)
5
4
3
GPI40
GPI3
R
R
R
X
X
X
Computer Group Literature Center Web Site
10
9
8
R
R
R
X
X
X
2
1
0
GPI2
GPI1
GPI0
R
R
R
X
X
X

Advertisement

Table of Contents
loading

Table of Contents