Motorola MVME172 Programmer's Reference Manual page 54

Vme embedded controller
Table of Contents

Advertisement

Board Description and Memory Maps
1
Table 1-11. MCECC Internal Register Memory Map (Continued)
MCECC Base Address = $FFF43000 (1st); $FFF43100 (2nd)
Register
Offset
$40
SCRUB PRESCALE
$44
SCRUB TIMER
$48
SCRUB TIMER
$4C
SCRUB ADDR CNTRL
$50
SCRUB ADDR CNTRL
$54
SCRUB ADDR CNTRL
$58
SCRUB ADDR CNTRL
$5C
ERROR LOGGER
$60
ERROR ADDRESS
$64
ERROR ADDRESS
$68
ERROR ADDRESS
$6C
ERROR ADDRESS
$70
ERROR SYNDROME
$74
DEFAULTS1
$78
DEFAULTS
1-36
Register
Name
D31
D30
7
SPS
SPS
ST15
ST14
ST7
ST6
0
0
SAC23
SAC22
SAC15
SAC14
SAC7
SAC6
ERRLOG
ERD
EA31
EA30
EA23
EA22
EA15
EA14
EA7
EA6
S7
S6
WRHDIS
STATCOL
2
FRC_OPN
XY_FLIP
Register Bit Names
D29
D28
6
5
4
SPS
SPS
SPS
ST13
ST12
ST11
ST5
ST4
ST3
0
0
0
SAC21
SAC20
SAC19
SAC13
SAC12
SAC11
SAC5
SAC4
0
ESCRB
ERA
EALT
EA29
EA28
EA27
EA21
EA20
EA19
EA13
EA12
EA11
EA5
EA4
0
S5
S4
S3
FSTRD
SELI1
SELI
REFDIS
TVECT
NOCACHE
Computer Group Literature Center Web Site
D27
D26
D25
3
2
1
SPS
SPS
SPS
ST10
ST9
ST8
ST2
ST1
SAC26
SAC25
SAC24
SAC18
SAC17
SAC16
SAC10
SAC9
SAC8
0
0
0
0
MBE
SBE
EA26
EA25
EA24
EA18
EA17
EA16
EA10
EA9
EA8
0
0
0
S2
S1
S0
0
RSIZ2
1
RSIZ
RSIZ
RESST2
1
RESST
RESST
D24
0
ST0
0
0

Advertisement

Table of Contents
loading

Table of Contents