Motorola MVME172 Programmer's Reference Manual page 302

MCECC
Table 5-3. MCECC Internal Register Memory Map, Part 2
MCECC Base Address = $FFF43000 (1st); $FFF43100 (2nd)
Register Register
Offset Name
$20 DATA
5
CONTROL
$24 SCRUB
CONTROL
$28 SCRUB
PERIOD
$2C SCRUB
PERIOD
$30 CHIP
PRESCALE
$34 SCRUB
TIME
ON/OFF
$38 SCRUB
PRESCALE
$3C SCRUB
PRESCALE
$40 SCRUB
PRESCALE
$44 SCRUB
TIMER
$48 SCRUB
TIMER
$4C SCRUB
ADDR
CNTR
$50 SCRUB
ADDR
CNTR
5-12
D31 D30
0 0 DERC
RACODE RADATA HITDIS SCRB
SBPD15 SBPD14 SBPD13 SBPD1
SBPD7 SBPD6 SBPD5
CPS7 CPS6 CPS5
SRDIS 0 STON2
0 0 SPS21
SPS15 SPS14 SPS13
SPS7 SPS6 SPS5
ST15 ST14 ST13
ST7 ST6 ST5
0 0 0
SAC23 SAC22 SAC21
Register Bit Names
D29 D28 D27
ZFILL RWCKB
SCRBEN
SBPD11
2
SBPD4 SBPD3
CPS4 CPS3
STON1 STON0
SPS20 SPS19
SPS12 SPS11
SPS4 SPS3
ST12 ST11
ST4 ST3
0 0
SAC20 SAC19
Computer Group Literature Center Web Site
D26 D25 D24
0 0 0
0 SBEIEN IDIS
SBPD10 SBPD9 SBPD8
SBPD2 SBPD1 SBPD07
CPS2 CPS1 CPS0
STOFF2 STOFF1 SRDIS
SPS18 SPS17 SPS16
SPS10 SPS9 SPS85
SPS2 SPS1 SPS0
ST10 ST9 ST8
ST2 ST1 ST0
SAC26 SAC25 SAC24
SAC18 SAC17 SAC16