Power Save Modes Description - NEC V850ES/F 3-L Series User Manual

32-bit single-chip microcontroller
Table of Contents

Advertisement

Chapter 4

4.4.3 Power save modes description

Table 4-24
Mode
HALT mode
IDLE1 mode
IDLE2 mode
STOP mode
Subclock operation mode Mode in which the subclock is used as the CPU system clock
Sub-IDLE mode
During power save
mode
Wake-up signals
196
This section explains the various power save modes in detail.
Stand-by modes
Mode in which only the operating clock of the CPU is stopped
Mode in which all the internal operations of the chip except the oscillator, PLL and
flash memory are stopped
Mode in which all the internal operations of the chip except the oscillator are stopped
Mode in which all the internal operations of the chip except the subclock oscillator are
stopped
Mode in which all the internal operations of the chip except the oscillator, PLL and
flash memory are stopped, in the subclock operation mode
During all power save modes, the pins behave as follows:
• All output pins retain their function. That means all outputs are active,
provided the required clock source is available.
• All input pins remain as input pins.
• All input pins with stand-by wake-up capability remain active, the function of
all others is disabled.
During all power save modes, the main oscillator Clock Monitor remains active,
provided that the oscillator is operating. If the oscillator is switched off during
stand-by, the Clock Monitor enters stand-by as well.
The following signals can awake the controller from power save modes:
• Reset signals
– external RESET
– Power-On-Clear reset RESPOC
– Watchdog Timer reset RESWDT2
The Watchdog Timer must be configured to generate the reset in case of
overflow and its input clock must be active during stand-by.
– Clock Monitor reset RESCLM
The main oscillator must be active during stand-by.
• Non maskable interrupts
– NMI0
The appropriate port must be configured correctly.
– NMIWDT2
The Watchdog Timer must be configured to generate the interrupt in case
of overflow and its input clock must be active during stand-by.
User's Manual U18743EE1V2UM00
Functional Outline
Clock Generator

Advertisement

Table of Contents
loading

Table of Contents