NEC V850ES/F 3-L Series User Manual page 559

32-bit single-chip microcontroller
Table of Contents

Advertisement

CAN Controller (CAN)
Table 18-23
Address
Symbol
a
offset
0
CnMDATA01m
H
1
H
0
CnMDATA0m
H
1
CnMDATA1m
H
2
CnMDATA23m
H
3
H
2
CnMDATA2m
H
3
CnMDATA3m
H
4H
CnMDATA45m
5
H
4
CnMDATA4m
H
5
CnMDATA5m
H
6
CnMDATA67m
H
7
H
6
CnMDATA6m
H
7
CnMDATA7m
H
8
CnMDLCm
H
9
CnMCONFm
H
A
CnMIDLm
H
B
H
C
CnMIDHm
H
D
H
E
CnMCTRLm
H
(W)
F
H
E
CnMCTRLm
H
(R)
F
H
a)
Base address: <CnMBaseAddr>
Note
Message buffer register bit configuration
Bit 7/15
Bit 6/14
Bit 5/13
0
OWS
RTR
ID7
ID6
ID15
ID14
ID23
ID22
IDE
0
0
0
0
0
0
0
0
0
For calculation of the complete message buffer register addresses refer to
"CAN registers overview" on page 555.
User's Manual U18743EE1V2UM00
Bit 4/12
Bit 3/11
Message data (byte 0)
Message data (byte 1)
Message data (byte 0)
Message data (byte 1)
Message data (byte 2)
Message data (byte 3)
Message data (byte 2)
Message data (byte 3)
Message data (byte 4)
Message data (byte 5)
Message data (byte 4)
Message data (byte 5)
Message data (byte 6)
Message data (byte 7)
Message data (byte 6)
Message data (byte 7)
MDLC3
MT2
MT1
MT0
ID5
ID4
ID3
ID13
ID12
ID11
ID21
ID20
ID19
0
ID28
ID27
0
Clear
Clear
MOW
IE
0
0
Set IE
0
MOW
IE
MUC
0
0
Chapter 18
Bit 2/10
Bit 1/9
Bit 0/8
MDLC2
MDLC1
MDLC0
0
0
MA0
ID2
ID1
ID0
ID10
ID9
ID8
ID18
ID17
ID16
ID26
ID25
ID24
Clear
Clear
Clear
DN
TRQ
RDY
0
Set TRQ
Set RDY
DN
TRQ
RDY
0
0
0
559

Advertisement

Table of Contents
loading

Table of Contents