Configuration - NEC V850ES/F 3-L Series User Manual

32-bit single-chip microcontroller
Table of Contents

Advertisement

Chapter 16

16.2 Configuration

f
/2
XP1
f
/4
XP1
f
/8
XP1
f
/16
XP1
f
/32
XP1
f
/64
XP1
f
(n=0) or
BRG
TOAA01(n=1) or
f
/128(n=2,3)
XP1
SCKBn
SIBn
Figure 16-1
Note
Table 16-1
428
The following shows the block diagram of CSIBn.
Internal bus
CBnCTL1
Block diagram of CSIBn
For details on the setting of f
on page 432.
CSIBn includes the following hardware.
Configuration of CSIBn
Item
Configuration
Registers
CSIBn receive data register (CBnRX)
CSIBn transmit data register (CBnTX)
CSIBn control register 0 (CBnCTL0)
Control registers
CSIBn control register 1 (CBnCTL1)
CSIBn control register 2 (CBnCTL2)
CSIBn status register (CBnSTR)
User's Manual U18743EE1V2UM00
CBnCTL0
CBnCTL2
CBnSTR
Controller
Phase control
CBnTX
SO latch
Shif t register
CBnRX
refer to "CBnCTL1 - CSIBn control register 1"
CK
Clocked Serial Interface (CSIB)
INTCBnT
INTCBnR
Phase
SOBn
control

Advertisement

Table of Contents
loading

Table of Contents