Table of Contents
Advertisement
Chapter 16
(2)
Note
Caution
450
Single reception
Initial setting (CBnCTL0
CBnCTL1 registers, etc.)
CBnRX register dummy read
(start reception)
INTCBnR interrupt
Last data?
CBnSCE bit = 0
(CBnCTL0)
CBnRX register read
CBnPWR bit = 0
(CBnCTL0)
Set the CBnSCE bit to 1 in the initial setting.
In the single mode, data cannot be correctly received if the next transfer clock
is input earlier than the CBnRX register is read.
User's Manual U18743EE1V2UM00
START
Note
,
No
signal?
Yes
No
Yes
CBnRX register read
END
Clocked Serial Interface (CSIB)
Advertisement
Table of Contents
