Continuous Mode (Master Mode, Reception Mode) - NEC V850ES/F 3-L Series User Manual

32-bit single-chip microcontroller
Table of Contents

Advertisement

Chapter 16

16.4.4 Continuous mode (master mode, reception mode)

SCKBn
CBnSCE
SIBn
L
SOBn
INTCnR
CBn TSF
Shift register
CBn RX
(1)
(2)
(3)
(4)
440
(8) Check that the CBnSTR.CBnTSF bit = 0 and set the CBnPWR bit to 0 to
stop the operation of CSIBn (end of transmission/reception).
To continue transfer, repeat steps (5) to (7) before (8).
In transmission mode or transmission/reception mode, the communication is
not started by reading the CBnRX register.
MSB first (CBnCTL0.CBnDIR bit = 0), communication type 2 (see 16.3 (2)
CBnCTL1 - CSIBn control register 1), transfer data length = 8 bits
(CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0)
0
1
0
1
0
(5)
(1) Clear the CBnCTL0.CBnPWR bit to 0.
(2) Set the CBnCTL1 and CBnCTL2 registers to specify the transfer mode.
(3) Set the CBnCTL0.CBnRXE bit to 1 and specify the transfer mode using the
CBnDIR bit, to set the reception enabled status.
(4) Set the CBnPWR bit to 1 to enable the CSIBn operation.
(5) Perform a dummy read of the CBnRX register (reception start trigger).
(6) The reception complete interrupt request signal (INTCBnR) is output.
Read the CBnRX register before the next receive data arrives or before
the CBnPWR bit is cleared to 0.
(7) Set the CBnCTL0.CBnSCE bit = 0 while the last data being received to set
the final receive data status.
User's Manual U18743EE1V2UM00
1
0
1
1
0
1
0
55H
55H
(6)
(7)
Clocked Serial Interface (CSIB)
1
0
1
0
AAH
00H
AAH
00H
(6)
(8)

Advertisement

Table of Contents
loading

Table of Contents