Port Group 5 - NEC V850ES/F 3-L Series User Manual

32-bit single-chip microcontroller
Table of Contents

Advertisement

Chapter 2

2.5.7 Port group 5

Table 2-24
Pin functions in different modes
Port
mode
(PMC = 0)
PFCE = 0
Function 1
Function 2
PFC = 0
P50
KR0 (I)
P51
KR1 (I)
P52
KR2 (I)
P53
KR3 (I)
P54
KR4 (I)
P55
KR5 (I)
a)
A: analog noise filter only for KRn, TIABnm inputs
B: analog and digital noise filter
–: no noise filter
b)
S1: Schmitt trigger (30/70%); S2: Schmitt trigger (40/80%); x: CMOS
c)
The pin function after reset depends on the reset source, that means on bit OCDM.OCDM0. Refer to "OCDM
- On-chip debug mode register" on page 42 and to
Note
114
Port group 5 is an 8-bit port group. In alternative mode, it comprises pins for
the following functions:
• Key interrupt input 0 to 5 (KR0 to KR5)
• N-Wire debug interface signals (DDI, DDO, DCK, DMS)
Port group 5 includes the following pins:
Port group 5: pin functions and buffer types
Alternative mode
(PMCnm = 1)
PFCE = 1
Function 3
PFC = 1
PFC = 0
Alternative functions KR0 to KR2 are provided on two pins each. Thus you can
select on which pin the alternative function should appear. Refer to "Pin
function configuration" on page 37.
User's Manual U18743EE1V2UM00
On-chip
debug mode
(OCDM0 = 1)
Function 4
PFC = 1
DDI (I)
DDO (O)
DCK (I)
DMS (I)
"On-Chip Debug Unit" on page 723
Pin Functions
Pin
function
Noise
Port type
after
filter
reset
P50 (I)
D1-U
P51 (I)
D1-U
P52 (I) or
D101-U
c
DDI (I)
P53 (I) or
D101-U
c
DDO (O)
P54 (I) or
D101-U
c
DCK (I)
P55 (I) or
D101-U
c
DMS (I)
.
Input
charact.
a
b
A
S2
A
S2
A
S2
A
S2
A
S2
A
S2

Advertisement

Table of Contents
loading

Table of Contents