NEC V850ES/F 3-L Series User Manual page 447

32-bit single-chip microcontroller
Table of Contents

Advertisement

Clocked Serial Interface (CSIB)
SCKBn
SIBn
capture
SOBn
Reg-R/W
INTCBnT
Note 1
interrupt
INTCBnR
Note 2
interrupt
CBnTSF
Figure 16-7
SCKBn
SIBn
capture
SOBn
Reg-R/W
INTCBnT
Note 1
interrupt
INTCBnR
Note 2
interrupt
CBnTSF
Figure 16-8
Note
D7
D6
(iii) Communication type 2 (CBnCKP = 0, CBnDAP = 1)
D7
D6
(iv) Communication type 4 (CBnCKP = 1, CBnDAP = 1)
1.
The INTCBnT interrupt is set when the data written to the transmit buffer is
transferred to the data shift register in the continuous transmission or
continuous transmission/reception modes. In the single transmission or
single transmission/reception modes, the INTCBnT interrupt request signal
is not generated, but the INTCBnR interrupt request signal is generated
upon completion of communication.
2.
The INTCBnR interrupt occurs if reception is correctly completed and
receive data is ready in the CBnRX register while reception is enabled, and
if an overrun error occurs. In the single mode, the INTCBnR interrupt
request signal is generated even in the transmission mode, upon
completion of communication.
User's Manual U18743EE1V2UM00
D5
D4
D3
D2
D5
D4
D3
D2
Chapter 16
D1
D0
D1
D0
447

Advertisement

Table of Contents
loading

Table of Contents