NEC V850ES/F 3-L Series User Manual page 461

32-bit single-chip microcontroller
Table of Contents

Advertisement

2
I
C Bus (IIC)
(11)
(12)
(13)
(14)
Data hold time correction circuit
This circuit generates the hold time for data corresponding to the falling edge
of the SCL0n pin.
Start condition generator
A start condition is issued when the IICCn.STTn bit is set.
However, in the communication reservation disabled status
(IICFn.IICRSVn = 1), this request is ignored and the IICFn.STCFn bit is set if
the bus is not released (IICFn.IICBSYn = 1).
Bus status detector
Whether the bus is released or not is ascertained by detecting a start condition
and stop condition.
However, the bus status cannot be detected immediately after operation, so
set the bus status detector to the initial status by using the IICFn.STCENn bit.
Stop condition generator
A stop condition is generated when the IICC0.SPT0 bit is set.
User's Manual U18743EE1V2UM00
Chapter 17
461

Advertisement

Table of Contents
loading

Table of Contents