Table of Contents
Advertisement
4.4
Basic Bus Interface
4.4.1
Overview
The basic bus interface enables direct connection of ROM, SRAM, and so on.
The bus specifications can be selected with ABWCR, ASTCR, WCRH, and WCRL (see table 4-
3).
4.4.2
Data Size and Data Alignment
Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus
controller has a data alignment function, and when accessing external space, controls whether the
upper data bus (D
to D
15
for the area being accessed (8-bit access space or 16-bit access space) and the data size.
8-Bit Access Space: Figure 4-4 illustrates data alignment control for the 8-bit access space. With
the 8-bit access space, the upper data bus (D
data that can be accessed at one time is one byte: a word transfer instruction is performed as two
byte accesses, and a longword transfer instruction, as four byte accesses.
Byte size
Word size
Longword size
Figure 4-4 Access Sizes and Data Alignment Control (8-Bit Access Space)
70
) or lower data bus (D
8
15
1st bus cycle
2nd bus cycle
1st bus cycle
2nd bus cycle
3rd bus cycle
4th bus cycle
to D
) is used according to the bus specifications
7
0
to D
) is always used for accesses. The amount of
8
Upper data bus
D
D
15
Lower data bus
D
D
8
7
0
Advertisement
Table of Contents
