Timing Diagram Of Cpu Default Start Using Ring-Osc - NEC 78K0 User Manual

Figure 6-12. Timing Diagram of CPU Default Start Using Ring-OSC
X1 input clock
(f )
XP
Ring-OSC clock
(f )
R
Subsystem clock
(f )
XT
RESET
CPU clock
Operation
stopped: 17/f
X1 oscillation stabilization time: 2
Note Check using the oscillation stabilization time counter status register (OSTC).
(a) When the RESET signal is generated, bit 0 of the main clock mode register (MCM) is cleared to 0 and the
Ring-OSC clock is set as the CPU clock. However, a clock is supplied to the CPU after 17 clocks of the
Ring-OSC clock have elapsed after RESET release (or clock supply to the CPU stops for 17 clocks). During
the RESET period, oscillation of the X1 input clock and Ring-OSC clock is stopped.
(b) After RESET release, the CPU clock can be switched from the Ring-OSC clock to the X1 input clock using bit
0 (MCM0) of the main clock mode register (MCM) after the X1 input clock oscillation stabilization time has
elapsed. At this time, check the oscillation stabilization time using the oscillation stabilization time counter
status register (OSTC) before switching the CPU clock. The CPU clock status can be checked using bit 1
(MCS) of MCM.
(c) Ring-OSC can be set to stopped/oscillating using the Ring-OSC mode register (RCM) when "Can be stopped
by software" is selected for the Ring-OSC by a mask option, if the X1 input or subsystem clock is used as the
CPU clock. Make sure that MCS is 1 at this time.
(d) When Ring-OSC is used as the CPU clock, the X1 input clock can be set to stopped/oscillating using the
main OSC control register (MOC). Make sure that MCS is 0 at this time.
When the subsystem clock is used as the CPU clock, whether the X1 input clock stops or oscillates can be
set by the processor clock control register (PCC). In addition, HALT mode can be used during operation with
the subsystem clock, but STOP mode cannot be used (subsystem clock oscillation cannot be stopped by the
STOP instruction).
(e) Select the X1 input clock oscillation stabilization time (2
stabilization time select register (OSTS) when releasing STOP mode while X1 input clock is being used as
the CPU clock. In addition, when releasing STOP mode while RESET is released and Ring-OSC clock is
being used as the CPU clock, check the X1 input clock oscillation stabilization time using the oscillation
stabilization time counter status register (OSTC).
CHAPTER 6 CLOCK GENERATOR
Ring-OSC clock
R
11
/f to 2
XP
*
User's Manual U15947EJ2V0UD
Switched by software
X1 input clock
16 Note
/f
XP
11 13 14 15
/f , 2 /f , 2 /f , 2 /f
XP XP XP XP
16
, 2 /f ) using the oscillation
XP
155